UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

				· · · · · · · · · · · · · · · · · · ·
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/043,276	01/14/2002	Goro Nakatani	040894-5755	4701
9629 7590 01/28/2008 MORGAN LEWIS & BOCKIUS LLP 1111 PENNSYLVANIA AVENUE NW WASHINGTON, DC 20004		EXAMINER		
		•	IM, JUNGHWA M	
			ART UNIT	PAPER NUMBER
			2811	
				· ·
		•	MAIL DATE	DELIVERY MODE
			01/28/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Annling	7/4				
•		Application No.	Applicar	11(5)				
Office Action Summary		10/043,276	NAKATA	ANI ET AL.				
		Examiner	Art Unit					
	·	Junghwa M. Im	2811					
Period fo	The MAILING DATE of this communication or Reply	appears on the cover	sheet with the correspon	dence address				
A SH THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by steply received by the Office later than three months after the red patent term adjustment. See 37 CFR 1.704(b).	ON. R 1.136(a). In no event, howen. n. a reply within the statutory mineriod will apply and will expire statute, cause the application to	ever, may a reply be timely filed imum of thirty (30) days will be consists (6) MONTHS from the mailing do become ABANDONED (35 U.S.C.	sidered timely. late of this communication. . § 133).				
Status								
1)🖂	Responsive to communication(s) filed on (08 November 2007.						
2a)⊠	This action is FINAL . 2b) ☐	This action is non-fina	al.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)□ 6)⊠ 7)□	Claim(s) 1, 3 and 5-13 is/are pending in the application. 4a) Of the above claim(s) 5-7 is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1,3 and 8-13 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
Applicat	ion Papers							
9)[The specification is objected to by the Exa	miner.	•					
10)) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11)[Replacement drawing sheet(s) including the co The oath or declaration is objected to by the			•				
Priority (under 35 U.S.C. § 119							
· a)	Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International Bussee the attached detailed Office action for a	ments have been rece ments have been rece priority documents ha ureau (PCT Rule 17.2	eived. eived in Application No ave been received in this (a)).					
2) Notice Notice 3) Information	nt(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-94) mation Disclosure Statement(s) (PTO-1449 or PTO/S er No(s)/Mail Date	5B/08) 5) 🗀	Interview Summary (PTO-413) Paper No(s)/Mail Date. Notice of Informal Patent Appli Other:	•				

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3, 8 and 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee (US 6410414) in view of Harada et al. (US 6476491), hereinafter Harada.

Regarding claim 1, Fig. 6 of Lee shows semiconductor device comprising:

a first interconnect layer (102) arranged above a substrate (100) on which a functional semiconductor region is formed (100);

an inter layer dielectric (104) directly covering a portion of top surface and the side surfaces of the first interconnect layer;

a silicon nitride film (106; col.3, line 28) formed so as to cover entirely a top surface of said interlayer dielectric,

a metal interconnect layer (110) covering over said silicon nitride film; and

a planarized polyimide (116; col. 5, lines 47-52) which is formed directly on a Surface of the silicon nitride film and directly surrounding the metal interconnect layer including a side wall thereof,

wherein a portion of the planarized polyimide is removed at a part of a region of the metal interconnect layer and an interconnection (114) is connected to the region of the metal interconnect layer.

Art Unit: 2811

Fig. 6 of Lee shows substantially the entire claimed structure except the uppermost metal layer made of gold and a bonding wire is connected to the metal interconnect layer. Fig. 7F of Harada shows said metal interconnect layer being consist of gold material (col. 14, lines 38-40); and a planarized polyimide (207; col. 14, line 49) formed on the metal interconnect layer, wherein the polyimide layer is removed at a part of a region of the metal interconnect layer and a bond wire (209) is connected to the region of the metal interconnect layer.

It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teachings of Harada to the top metal layer of Lee since a uppermost layer made of gold increases the conductivity and mechanical strength of the interconnection layer, and to have a bond wire connected to the region of the metal interconnect layer to accommodate the connection of the chip with wires.

Regarding claim 3, Harada discloses that the insulating layers are deposited by plasma CVD method (col. 1, lines 34-35). In addition, "high-density plasma CVD" is a process designation, and would thus not carry patentable weight in this claim drawn to a product. *In re Thorp*, 227 USPQ 964 (Fed. Cir. 1985).

Regarding claim 8, Fig. 6 of Lee shows semiconductor device comprising:

a first interconnect layer (102) arranged above a substrate (100) on which a functional semiconductor region is formed (100);

an inter layer dielectric (104) directly covering a portion of top surface and the side surfaces of the first interconnect layer;

a silicon nitride film (106; col.3, line 28) formed so as to cover entirely a top surface of said interlayer dielectric,

Art Unit: 2811

a metal interconnect layer (110) covering over said silicon nitride film; and

a planarized polyimide (116; col. 5, lines 47-52) which is formed directly on a Surface of the silicon nitride film and directly surrounding the metal interconnect layer including a side wall thereof,

wherein a portion of the planarized polyimide is removed at a part of a region of the metal interconnect layer and an interconnection (114) is connected to the region of the metal interconnect layer.

Fig. 6 of Lee shows substantially the entire claimed structure except the uppermost metal layer made of gold, a barrier layer covering the contacting hole and a portion of a surface of the silicon nitride film around the contacting hole, thereby forming a barrier layer region and a bonding wire is connected to the metal interconnect layer. Fig. 7F of Harada shows said metal interconnect layer being consist of gold material (col. 14, lines 38-40), a barrier layer (204a in Fig. 7C) covering the contacting hole and a portion of a surface of the silicon nitride film around the contacting hole, thereby forming a barrier layer region (col. 14, lines 1-10), and a planarized polyimide (207; col. 14, line 49) formed on the metal interconnect layer, wherein the polyimide layer is removed at a part of a region of the metal interconnect layer and a bond wire (209) is connected to the region of the metal interconnect layer.

It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teachings of Harada to the top metal layer of Lee since a uppermost layer made of gold increases the conductivity and mechanical strength of the interconnection layer, and to have a barrier layer region for improved conductivity, and further to have a bond wire

Art Unit: 2811

connected to the region of the metal interconnect layer to accommodate the connection of the chip with wires.

Regarding claims 10 and 11, Harada discloses the first interconnect layer consists of aluminum (col. 24, lines 31-32).

Regarding claim 12, Harada discloses the inter layer dielectric consists of USG film (201b, siliconoxide; col. 13, lines 52-55).

Claims 9 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee/Harada as applied to claim 8 above, and further in view of Toyosawa et al. (US 6441467), hereinafter Toyosawa.

Regarding claim 9, the combination of Lee/Harada fails to show the barrier layer consists of titanium. Toyosawa disclose that the barrier layer consists of titanium (col. 7, lines 48-50). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teachings of Toyosawa to the device of Lee/Harada in order to have the barrier layer consisted of titanium for improved adhesion of the metal.

Regarding claim 13, the combination of Lee/Harada fails to show "the functional semiconductor region further comprises a polysilicon gate isolated from the first interconnect layer by a second dielectric layer, wherein the first interconnect layer is connected to the polysilicon gate through a contacting area disposed within the second dielectric layer. Fig. 1 of Toyosawa shows the functional semiconductor region further comprises a polysilicon gate (3) isolated from the first interconnect layer by a second dielectric layer (10), wherein the first interconnect layer is connected to the polysilicon gate through a contacting area disposed within

Art Unit: 2811

the second dielectric layer. Toyosawa disclose that the barrier layer consists of titanium (col. 7, lines 48-50). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teachings of Toyosawa to the device of Lee/Harada in order to have a polysilicon gate isolated from the first interconnect layer by a second dielectric layer, wherein the first interconnect layer is connected to the polysilicon gate through a contacting area disposed within the second dielectric layer to operate functionally.

Response to Arguments

Applicant's arguments with respect to pending claims have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2811

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Junghwa M. Im whose telephone number is (571) 272-1655. The examiner can normally be reached on MON.-FRI. 8:30AM-5:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne A. Gurley can be reached on (571) 272-1670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jmi 1/11/2008

LYNNE GURLEY SUPERVISORY PATENT EXAMINER

AU2811, Te2800